The need to accurately predict component junction temperatures on fully operational printed circuit boards can lead to complex and time consuming simulations if component details are to be adequately resolved. An analytical approach for characterizing electronic packages is presented, based on the steady-state solution of the Laplace equation for general rectangular geometries, where boundary conditions are uniformly speci ed over speci c regions of the package. The basis of the solution is a general threedimensional Fourier series solution which satis es the conduction equation within each layer of the package. The application of boundary conditions at the uid-solid, packageboard and layer-layer interfaces provides a means for obtaining a unique analytical solution for complex IC packages.
INTRODUCTION
The accurate prediction of component junction temperatures in electronic packages can lead to complex and time consuming simulations. Although analytical techniques can provide accurate and expedient solution methods, it is generally perceived that the complex geometries associated with microelectronic packaging do not lend themselves to analytical procedures. Many researchers have used nite Fourier transform techniques to solve the heat conduction problem in multilayer structures found in integrated circuits. The solution procedures are generally limited to two-and three-dimensional analyses in geometrically conforming laminates as shown in Fig. 1 .
Heat Sink
Heat Sources    k 2 , t 2 k 1 , t 1 k n , t n k n-1 , t n-1 . . . Gray, 1971 and Kokkas, 1974 present steady state and transient solutions, based on Fourier and Laplace transform techniques, for determining temperatures in a threedimensional multilayer substrate. Lemczyk et al., 1989 use a Fourier series solution to solve the three-dimensional heat conduction problem in a multilayer printed circuit board. The analytical approach used in all of these procedures is discussed in Carslaw and Jaeger, 1959. Albers, 1994 introduces a recursion technique for improving the solution e ciency of Fourier transform methods in both rectangular and cylindrical multilayered structures. While all of these solutions can predict temperature or heat ux for any point in a three-dimensional eld they are restricted to simple, rectangular laminates which do not resemble the more complex geometries found in any of the package geometries shown in Fig. 2 .
Since the primary role of an electronic package is to provide protection to the sensitive components on the surface of the integrated circuit, the IC is generally fully encapsulated within a plastic or ceramic structure. The IC or die is bonded to a leadframe, which provides electrical pinout connections and an excellent path for dissipating excess heat. While some packages, such as plastic, dual inline packages, fully encase the IC in a plastic mold, others such as ceramic quad at packs, have an internal cavity where the IC can be attached to either the lower or upper surface surrounding the cavity. Conventional analytical models based on Fourier transform methods do not conform well to the complex geometries found in most electronic packages.
The purpose of this paper is to present a modeling procedure that uses nite Fourier transform methods to simulate heat transfer in many of the package geometries used in present day microelectronic applications. While the analyses can be detailed, a general overview of the governing equations, boundary conditions and solution procedures will be presented. A full solution, including the equation development and the approach used to code the solution is presented by Lemczyk et al., 1992 . The basis of the solution is a general three-dimensional Fourier series solution which precisely satis es the conduction equation within each layer of the package. The application of boundary conditions at uid-solid, package-board and layer-layer interfaces provides a means for obtaining a unique analytical solution for complex IC packages.
It will be demonstrated by comparison to published experimental data that an analytical approach can o er an accurate and time e cient solution procedure for the thermal characterization of electronic packages.
MODELING PROCEDURE Assumptions
Several assumptions have been used in the development of a thermal model for simulating microelectronic packages. Each of the assumptions is selected to simplify the mathematical calculations while preserving the physical integrity of the problem as much as possible.
The analysis is based on the steady state solution to Laplace's equation, where heat is produced at the top surface of the die plane layer and there are no other sources of internal heat generation. The source of heat, typically a silicon wafer, is assumed to be in nitely thin with uniform heat generation.
The layers within the various sections of the package structure are assumed to be composed of homogeneous, isotropic materials of known thickness and thermal conductivity. This implies that layers, such as the lead frame, where the layer may consist of both a metallic frame and a plastic or ceramic binder, are considered to have a single value of thermal conductivity over the full extent of the layer.
Adjacent layers are assumed to be in perfect con- tact, where the contact resistance between layers is considered negligible and the temperature and the heat ux are equated across the interface. The convective boundary conditions over the upper and lower surface of the package are assumed to be uniform. Each exposed layer along the sidewalls of the package can have a unique, uniformly speci ed convective boundary condition.
Single Layer Model
A basic three-dimensional rectangular, planar layer with a local coordinate reference is used to represent each layer. The overall length of the layer is L 1 and the overall width, L 2 as shown in the multilayer package in Fig.  3 . The layer is assumed to have a homogeneous thermal conductivity k i , and each exposed side face of the layer, numbered 1 to 4, has a uniquely speci ed boundary condition, denoted as h j;i and T i where j refers to the particular side (1 to 4) and i refers to the layer number.
The controlling governing partial di erential equation for three-dimensional steady state heat transfer in a rectangular, homogeneous body with no internal heat sources is Laplace's equation, given as: @ (2) and T a is assumed to be a uniform ambient temperature which is speci ed for the four sides of each layer.
An exact, separable series solution for Eq. 1 can be written for the temperature rise within each layer as:
For practical engineering purposes, the in nite series in Eq. 3 is truncated to a upper limit N which can be arbitrarily speci ed subject to accuracy requirements and problem speci c conditions.
The four sides of each layer are subject to a uniform, convective boundary condition, such that
where
The separation functions in Eq. 4 are de ned as: The composite characteristic root, obtained by combining roots for both the x-and y-directions, is given as:
The separation functions X i (x) and Y i (y) are determined based on layer geometry, properties and surface boundary conditions. The only remaining unknowns in the solution are the Fourier coe cients, a (i) m;n and b (i) m;n, which can be determined based on the boundary conditions speci ed over the upper and lower planar surfaces. In the case of a multilayered structure, the Fourier coe cients in adjacent layers must be coupled in order to impress the inuence of the boundary conditions at the upper and lower exposed surfaces throughout the multilayered structure.
A relationship between the two Fourier coe cients in a layer can be determined by using the uniformly speci ed boundary condition over the lower planar surface of that layer. (18) The boundary condition is applied over the full planar surface 0 x L 1 , 0 y L 2 . Since the boundary condition in Eq. 16 is uniform, the principle of orthogonality for the chosen Fourier series functions (which are themselves orthogonal functions) will directly result in a relationship between the Fourier coe cients in the layer. Each layer in a multilayered cell has a local coordinate system with a unique origin, which in turn conforms to the above speci ed equations. The numerical coupling of the governing equations within each layer is attained through the application of two boundary conditions along the common interface, based on the assumption of perfect contact between all adjacent layers. The two boundary conditions are speci ed such that temperature and energy are preserved across the interface at every point in the planar domain.
where the relative di erence between the speci ed ambient temperature in each layer, i , and the conductivity ratio, i are given as:
The interlayer boundary conditions in Eqs. 22 and 23 can be recast in terms of their Fourier series counterparts as:
Layer 
Solution Procedure
For modeling purposes the electronic package, as shown in Fig. 3 , has been divided into three distinct zones:
Each of these zones consists of one or more layers with the layer numbering scheme as indicated in Fig. 3 . For the case of a fully encased package, the sidewall sections can be omitted, leaving a basecell and a package cap which sits directly on top of the die.
The temperature or heat ux solution for a multilayered substrate with either a single heat source, as shown in Fig. 4a or a multiple heat source con guration, as shown in Fig. 4b , involves the solution of a mixed boundary value problem. The boundary conditions for each discrete section on the planar surface with the sources, referred to as the die plane layer, can be written as: (28) where j denotes the section number and through h j , a temperature speci ed condition through T j or a ux speci ed condition through q j . Any combination of Bi j , j , and q j may be speci ed for each section and there may be an arbitrary combination and number of these sections. However, the total surface area of these sections must equal the total top surface area of the die plane shown in Fig. 4a or 4b .
The sectional boundary condition in Eq. 28 can be applied to the Fourier series solution for the die plane layer allowing an approximation of the complete set of boundary conditions for each section of the form s Z ( Au ? f) 2 = min (31) We note here that the generalized equation to be satis ed is of the form Au = f, with u n containing the approximate solution to the problem, in our case the series containing the remaining a m;n is determined using a solution method such as Gaussian elimination, the complete set of Fourier coecients can be determined which in turn allows temperatures to be calculated by substituting Eqs. 10-12 into Eq. 4.
Package Model
A quick comparison of the multiple layer stack shown in Fig. 1 and the cavity-up package shown in Fig. 5 reveals some similarities in geometry but many di erences which must be considered if the Fourier series solution described above is to be used to model an electronic package.
Packages, such as fully encapsulated, dual inline packages, have a basecell section very similar to the multilayer stack shown in Fig. 1 but the die plane layer is encased with a layer of plastic or ceramic. The layer or layers above the die plane can be modeled exactly the same as the basecell section described previously. The cap of the package is a mirror image of the basecell, joined along the die plane layer using the assumption of perfect contact. As shown in Fig. 3 , the layer numbering used in the cap is ordered from the top surface down to re ect the fact that it is a mirror image of the basecell section.
Substituting the appropriate Fourier series for the layers on either side of contacting interfaces into Eqs. 22 and 23 allows two equations to be obtained in terms of the Fourier coe cients at the die plane layer and the rst layer in the basecell. For simplicity, E 1 ; E 2 ; E 3 and E 4 are used to re ect the detailed terms composed of geometric and thermophysical data resulting from these substitutions. The complete detailed evaluation is given in Lemczyk et al., 1992 ; z = t M3 (40) It should be clearly noted that unlike the user speci ed boundary conditions used in Eq. 16, these boundary conditions represent the thermal connection between the die plane and the cap layer through the interior cavity and the sidewalls. As a result the basecell and cap sections cannot be solved simultaneously. Instead, an iterative procedure is used to couple the two sections. The solution procedure in both the basecell and the cap sections is similar to that described previously.
The sidewall layers, adjoining the die plane and the cap layer, are modeled as one-dimensional n sections in z.
j;i = a j;i cosh( j;i z) + b j;i sinh( j;i z) ; j;i T j;i ? T s;i (41) where for the sidewall sections the subscript j in Eq. 41 denotes the number of the side between 1 and 4.
The interior surface of each sidewall section is assumed to be insulated but the exposed outer surface has a user speci ed convective condition for each sidewall layer.
The n solution coe cients can be uniquely determined from speci ed boundary conditions. Specifying the heat ux q j and temperature for layer M 1 +1 at z = 0 (i.e. at the attachment to the die basecell), will give (47) and w j are the four sidewall widths, as shown in Fig. 3 .
Combining Eqs. 42 and 43 with the perfect contact boundary condition between layers in the sidewalls allows all Fourier coe cients for the sidewalls to be calculated. a j;i+1 = a j;i cosh( j;i t i ) + b j;i sinh( j;i t i ) + i (48) b j;i+1 = i j;i (a j;i sinh( j;i t i ) + b j;i cosh( j;i t i ))= j;i+1 (49) Using these coe cients, a heat ux and a mean temperature for each sidewall layer can be calculated, such that T j;M2 = a j;M2 cosh( j;M2 t M2 ) + b j;M2 sinh( j;M2 t M2 ) (50) q j;M2 = ?k M2 j;M2 (a j;M2 sinh( j;M2 t M2 ) +b j;M2 cosh( j;M2 t M2 )) (51) The boundary condition over the exposed surface of the cap cell can be either ux speci ed, to represent a cavity down scenario or a convective condition to represent a cavity up arrangement with the radiative and conductive exchange in the cavity. The exchange of radiative heat transfer is assumed to be between the upper and lower planar surfaces of the cavity. The sidewalls are assumed adiabatic and do not absorb or emit heat.
The boundary conditions in the cavity are as follows: Cavity-up (57) The lm coe cient in the cavity, h cav is based on the radiative and conductive exchange between the two surfaces while convection is considered to be negligible.
MODEL COMPARISON Lasance et al., 1995 designed a hypothetical validation chip module to be used as a benchmark in a study of thermal characterization of electronic packages using a commercially available numerical simulation code. The idealized package dissipated 1 W over a 30 mm 30 mm area and consisted of four homogeneous layers as shown in Fig.  6a , where the dimensions and thermal conductivities are listed in Table 1 . The geometry of their idealized package was simple enough that Lasance et al. used a conventional Fourier series solution for stacked laminates to obtain the mean temperature of the heat source. Although Lasance's data does not provide a validation for the more complicated geometries found in most electronic packages, it does provide a convenient benchmark for the fundamental multilayer solution presented in this paper.
Lasance et al. do not discuss the details of their Fourier series model and as a result there may be minor di erences between the their model and the model presented herein. Even with the potential for minor di erences in the modeling procedures and assumptions, there is excellent agreement between the two models when calculating mean die temperature over a full range of boundary conditions, as shown in Table 2 . Temmerman et al. tested a 208 pin plastic quad at pack using several di erent test procedures, including a submerged double jet impingement test where heat transfer coe cients in excess of 10 5 W=(m 2 K) can be obtained over the entire surface of the package. Other tests were performed using a cold plate on one or both planar surfaces of the package.
The plastic quad at pack, as shown in Fig. 6b , was constructed of plastic mold compound with outside dimensions of 28 mm 28 mm, a thermal conductivity of 0.6 W=(m K) and an overall thickness of 3.6 mm. The plastic outer shell fully encapsulated a thermal test die (SGSThomson P655) that was 9.1 mm 9.1 mm 0.6 mm. The die was made of silicon with a reported thermal conductivity of 155 W=(m K). The test die was attached to a heat spreader with a thermal conductivity of 300 W=(m K) and a thickness of 0.13 mm using a die attach material with a thermal conductivity of 2.5 W=(m K) and a mean thickness of 0.005 mm. The heat spreader was then attached to the leadframe with 52 pins per side with a pitch of 0.5 mm. All testing was performed with a total power input of 1 W.
The di erence between the experimental data and the Fourier series model is less that +7.5% for each of the three test procedures, as shown in Table 3 . No explanation is o ered by Temmerman for the identical junction to case resistance when the heat transfer coe cient of the top surface changes from 20 to 40 W=(m 2 K). The Fourier series model exhibits sensitivity to the change in the heat transfer coe cient and the resulting thermal resistance for the higher heat transfer coe cient is lower by 6.6%. Sullhan et al., 1991 examined several di erent types of packages, including pin grid arrays with single dies and Fig.  6c . The substrate of the package consisted of a three layer stack, with the rst layer made of alumina, the second was a leadframe layer made of kovar and nally a die attach layer of silver lled epoxy. For modeling purposes, the silicon dies were assumed to be in nitely thin with a uniform heat ux distribution. The seal ring or sidewalls of the MCM were designed to be a primary conductive path for heat dissipation to the aluminum heat sink attached to the seal lid of the package. The seal ring and seal lid were constructed from a copper tungsten alloy and molybdenum, respectively. The dimensions and the thermal conductivity of each of the materials used in the MCM are given in Table 4 . Sullhan et al. did not explicitly give the thermal resistance of their extruded aluminum heat sink but representative values for R ja with an approach velocity of 1.5 m=s and a 50 mm 50 mm 12.5 mm heat sink are in the range of 2.1 to 2.8 C=W. For modeling purposes a value of R ja = 2.5 C=W has been selected. A thermal grease was used between the heat sink and the seal lid to minimize the contact resistance and to promote heat transfer to the heat sink.
The MCM had 5 dies of various sizes and power levels as shown in Table 5 . All exposed surfaces of the MCM are assumed to have a uniformly speci ed convective boundary condition. An approach velocity of 1.5 m=s (300 fpm) is used. The heat transfer coe cient is based on a formulation given by Sullhan et al., such that: h = 2 0:000546 p V=L (59) where V , the velocity is in fpm, the ow length, L is given in inches and the resulting heat transfer coe cient has units of W=(in: 2 C). The MCM is attached to an FR-4 printed circuit board through the kovar leads. A lead conductance of 3400 W=(m 2 K) was used for modeling based on a pin length of 4.57 mm (substrate + package stando ) and a pin conductivity of 15.57 W=(m K).
The calculated die temperatures, as shown in Table  5 , compare favorably with the measured die temperatures reported by Sullhan et. al. The hottest die temperature di ers from experimental measurements by 4.2%. Die 4 and die 5 are the same size and dissipate the same power. Normally one would expect die 5 to be the cooler of the two because it is located in the corner of the MCM and bene ts from cooling to two adjoining sides. The model shows this trend; however, the experimental data shows just the opposite.
CONCLUSIONS
The complex geometries found in most electronic package con gurations can be modeled using analytical methods through the careful use of simplifying assumptions. The Fourier series solution presented here provides a method for calculating local temperature distributions, heat uxes and thermal resistances with an accuracy of approximately 5% using a fraction of the setup and simulation time expected with more traditional domain discretization procedures.
